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Abstract One of the major problems faced by electronic
board designers, manufacturing engineers and
This paper presents an interactive MS- field engineers is to have automatic, cheap, and
Windows @.based tool for high-level specification fast ways of checking the operation of integrated
and analysis of tests on printed circuit boards, circuits. A similar problem is faced by integrated
using the IEEE 1149.1 standard, and also on circuit designers, when they receive their chips
integrated circuits using scan design like the from the silicon foundry .Without appropriate
LSSD testing methodology. As novel contributions support, testing boards and chips can be a very
we provide an object-oriented tool for Boundary difficult task.
Scan and LSSD test automation with support for
remote tests, including interfaces to circuit Without a design for testability philosophy
description, chip interconnection, test vector employed at design time, the designer has to build
analysis and test vector generation. The system is an extemal hardware for each different chip to be
a reasona'.Jly complete CAE test system that tested and drive its I/O pins using many different
includes features like remote testing (using client- combinations of the inputs to have a sma11 degree
server technology), project management, of certainty about circuit operation. However, the
computer-aided learning support, menu-based major problems are: how can it be guaranteed
command entry, user-defined configuration and a that a11 possible faults (in the fault model) can be
comprehensive set of commands. Thus, by using detected ? How to fmd out where the problem is?
this system, a test engineer or a circuit designer Unfortunately, the problem becomes much worse
are able to specify and verify tests for printed when the number of pins increases. Among the
circuit boards or for integrated circuits, either design for testability (DFT) methodologies
locally or remotely. employed by IC designers two of the most
efficient are scan design for external test and
1. Introduction built-in selftest (BIST).
The increasing complexity of printed circuit Testing complete boards is also a complex
boards and of integrated circuits has demanded ~roblem because ~oards are composed of several
sophisticated CAE test tools, of which some have mterconne~ted ChlpS using printed circuit metal
been deve1oped recently[l]. However, to our tracks which can either be short circuited or
lrnowledge, none of these too1s support the IEEE opened. The IEEE 1149.1 standard [3,4 ] specifies
1149.1 boundary scan standard and at the same the methodology .to test the entire board ( or
time the LSSD testing methodo1ogy , nor support submodule) usm~ the bo~dary scan
remote test. In a previous paper [02] we presented methodo.1o~ ' that lS, by c~ntro11mg the board
and discussed the feasibility of developing a CAE through ltS mput and output pms.
framework to simu1taneously support boundary .
scan and LSSD testing, concentrating the The IEEE 11.49.1 standard descnbes the
discussion on the hardware and low-level methodology to lmplement boundary scan. While
software which was necessary to support such appropria~ed to test. PCBs ~d I~s by
system. Differently, this paper concentrates on the commandmg ~d obsefV1ng. I/O pms, thlS. test
characteristics of the CAE framework and other methodo1ogy lS not appropnate to test the lnner
high-level features ofthe system. modules of integrated circuits because it
pressuposes the use of edge triggered flip flops
(which consume much more chip area than
normal latches) and usually employ a single 2. Tbe IEEE 1149.1 Standard
clock line. A!though the standard allows using the
INTEST instruction to perform boundary scan test Tbe IEEE 1149.1 standard[3,4] provid
on chips, no instruction is defined which realizes capability for board-level connectivity
an access to an internal scan path of an integrared without the need to propagate test vectors t
circuit For scan testable circuits we support an the core of an IC and backdrive the outputs
1149J public instruction termed SCANrEST, IC. This is achieved by adding test circui
such as described in [05]. It is worth noting that test pins to each IC, which enable alI inp
using scan design with boundary scan to test output pins to be connected together in a
complex ICs can lead to very long test sequences, chain. Tbe scan chain is a shift register
but this combination can be useful for testing parallelload facility which can be used to c
small and medium sized ASICs. On the other and read the signal states on alI IC pi
hand, the use of self-test techniques in addition, the IEEE 11491 methodology a
conjunction with the RUNBIST[3] instruction to the tester to interrogate an IC buried i
test complex VLSI chips on printed circuit middle of the PCB, to run diagnostic chec
boards(eg. for maintenance tests) is identify the IC, or to sample the signal states
recommended, pins during normal operation Not alI of
features are available on alI IEEE I
Tbe standard methodology employed to test the compliant ICs. Some features are mandat
inner part of integrated circuits is LeveI Sensitive some are optional as is illustrated in the
Scan Design (LSSD)[6,7,8] which requires, below.
among other things, leveI sensitive flip flops
(Iatches) and nonoverlapping clocking schernes








(..) Special Instruction for LSSD methodology such as described
3. Overview oftbe Test System Test vectors can then be used in conjuction
the TEDTEST software and a Boundary
To generate test vectors, the user can either controller to provide a complete Boundary
develop his own test vectors by using some sort of test system Tbe sophistication of the Boun
tool such as an editor, or use a Boundary-Scan Scan controller hardware determines the
Test Pattern Generator (BTPG) tool Tbere are and power of the system At the moment, o
also other well-known proprietary languages like very simple hardware controller is empl
STL[9] or HILO[10] for specifying test vectors. because it is a development system and not
By using a BTPG tool test patterns can be production system,
automatically generated for all Boundary-Scan
testable interconnections (nets) of a PCB. Design During the test preparation phase, Test Data
data is imported in the form of files in BSDL or (mF) are generated. Tbese are submitted t
EBST format[OI], and netlist information in EDIF hardware under test via the Boundary
V 2,0 fonnat or BNET format [01] Tools to Control1er, which sends and receives vectors
generate test vectors for memories can also be third phase is the test result analysis phase,
used. Tbis is il1ustrated by figure I. vectors received and stored in a test result fi
then analyzed. Several types of analyses c
performed on the test result file, such as
Boundary-Scan diagnostics, truth tabIe reporting such tooI it wil1 be possibIe to provide the
and statisticaI process controI. The Boundary- location ofthe fauIt in the user's temlS for netlist,
Scan diagnostics software package is a speciaIized IC namen and pin nurnber. For the time being,












Figure 1- Overview ofthe test system
4 -TEDTEST System Interface understand the Iow leveI procedures to be abIe to
Characteristics deveIop proper procedures for the Scan Path
approach.
The TEDTEST System has been developed using
Borland's Delphi Language. Delphi is a visual To exempIify system operation, we present a
prograrnrning Ianguage for Windows and has sequence of tests of a demo board. This process
many support facilities for the construction of encompasses severaI steps, from project creation
interfaces. Aiming at compatibiIity with the JT AG to infrastructure tests. Interconnection tests were
system [01] and also to validate the software, the not included yet because they are under
sarne hardware control1er (PM2705) was used. development.
However , there is no restriction about the
hardware control1er. Other control1ers using the Figure 2 il1utrates a typical operation window. As
paral1el port of IBM-PC like computers can be it can be seen, several menu options have
employed because al1 the Iow leveI procedures altematives in the foml of quick buttons, which
that deal with the hardware were written. In fact, accelerates the operation of experienced users.
this was mandatory for two reasons: flfstly the Moreover, other options, such as background
low leveI procedures are not provided with the color, can be customized by the user.
JT AG system and, secondly, it was necessary to
Naturally, the first step to be
perforrned when beginning a
new project is to create it in the
system, which is accomplished
by the usual Project/New menu
option, or by clicking the
corresponding speed button
(which usually has hints)" The
project will be created in the
user indicated directory" The
printed circuit board or the ~, ~liJI:;; I-J,,~J r.,J,,'I~;j ;, -~
integrated circuit will be
accompanied by a file
containing a circuit netlist and
its board datasheet, or the files
~~i~h :e :~ in~:~:UV:iur:e:~ c c~
interconnection.
Figure 2 -A Capture Test Analysis Screen
Project/Delete from the main menu" This
After the user has selected this option, it will operation deletes alI the data related to a specific
suffice specify the drive/directory of the source project and its sub-directories" These operations
and destination file" Once doing this, alI the files illustrate one important feature of the framework
will be copied to their respective project to support projects.
directories" An altemative to this is to edit these
files, which can be done by using a Text Editor. Figure 3 i11ustrates a Capture Test which is used
to identify any problem in the mI-1DO link and
The user can select the type of test philosophy to in the TMS and TCK signals" To perforrn it, the
be used, that is, Boundary Scan or Scan Path, by user needs the General Data File (BTSL-GEN) of
choosing the proper option in the main menu" The the project under analysis" If the user only has the
default option is Boundary Scan and for each datasheet files (EBST), that usually come with the
project included in the system, three sub- chips that support Boundary Scan, and the
directories are created, that are: BS, SP and DS corresponding netlist, it wi11 be necessary to
(datasheets)" AlI configuration options are saved create the General Data File, by using the
in the TEDTEST "INI file, located in the Windows procedures that generate infrastructure and
sub-directory " generate interconnection. Once the BTSL-GEN
file has been created, it suffices to select the
Once the project has been created, every time that proper test via a ComboBox, terrned Test or via
the user wants to load it in main memory, it Menu/Test and select the option RunlTest of the
should choose the the Project/Option of the main main menu" Figure 2 also i11ustrates this
menu, or choose a Speed Button for this task" The operation"
system also offers the possibility of copying alI
the files related to a project to a new project" This In the left window the user can see the
is highly desirable in the case of similar projects, messages, while the result file is interpreted"
o~ in th~ case of i~entical I?rojec~s but with The system builds the board structure or
dIfferent mterconnectlon tests, ~ WhlCh the tests system to be tested and organizes it in the
would not need to be tota11y rewntten" L " tB AT t B I " ki tw "
thlS ox lVe .y c lC ng lce over e name
To accomplish this task it suffices to select the of a certain IC, the system wi11 present both
option Project/Copy of the main menu and in the the read value and the expected value"
dialog box select the project sources among the
existing ones and the name of the destination For the same circuit tested above, figure 4
project" The destination directories wi11 be created i11ustrates an Identification test. This test is
according to the directories customized by the used to identify the IC in the PCB, to
user. Ifthe user wants to remove a specific project detern1ine if it is the one that slhould have
from the system, it suffices to select the option been mounted in the PCB and if it was
proper1y mounted.




The third and 1ast
Infrastructure test is
the TRST (reset)
test. It is used to
check if the TRST
pin, that is optional
in the IEEE 1149.1
protoco1, is working
proper1y and it is
performed similar1y
to the previous tests.
The only difference
is in the selection of the proper test, either via Figure 3 -Capture Test Screen
a ComboBox test or via the Test option in the
mam menu.
The option shown be1ow in figure 3 is used to Basica11y, each system Form was associated to
configurate the sub-directory where wi11 be an object that represents it. For examp1e, the
stored the files associated to Boundary Scan Form that represents the Capture test
tests, Scan Path tests and the Datasheets for a incorporates methods that are direct1y related
certain system. with the test and a1so inc1udes methods and
variab1es re1ated with the Form itse1f.
The TEDTEST system incorporates some
characteristics of a broad concept termed In the case of a set of non-visual methods the,
framework. Besides the project management a1temative was the creation of specific classes
operations already described, another system that execute the re1ated functions. For
characteristic is that the user can configurate examp1e, a c1ass termed PointCharUtil that
severa1 system options, which wi11 be saved has a set of methods that dea1 with character
and retrieved when the system is restarted. pointers. Every object that needs this c1ass has
Other characteristics such as the ability to an instance of PointCharUtil created.
specify the path to usefu1 too1s, such as a text
editor, and the screen background co1or or the The software interface between the TEDTEST
para11el port to be used are a1so avai1ab1e. system and the hardware contro11er that
generates IEEE 1149.1 compatib1e signa1s,
5- TEDTEST St t insta11ed on the para11e1 port, was best defined
ruc ure as a Dynamic-Link-Library (DLL). The
A St t . th S t rationa1e behind this choice was a11owing
.ruc urmg e ys em .bl fu h h .~ hpOSSl e ture c anges on t e mtel1ace, suc
Th t . t t 11 b . t . t d d b as working with other types of contro11ers. By
e sys em lS O a y o ~ec -onen e an y ..
...so domg, future changes on the mterface
so. bemg lt prese~ts a11 the ad~antages of usmg would not affect the TEDTEST s stem. The
thlS programmmg paradlgm, such as ...~
.nh . t 1 . fi 1 t . t It deta11s of this DLL are descnbed m the next
1 en ance, po lmOr sm, encapsu a 1On, e c. t .
. 1 dri . d . d sec lon.
IS a so event- ven, once lt was eslgne to
run in the Windows environment, which is
basedon this methodo1ogy.
B. Interface Between the
TEDTEST System and the
Hardware ControIler
As stated above, the software
interface between the TEDTEST
system and the hardware
contro11er attached to the para11e1
port is performed by a DLL,
termed Scan Function Library
(SFL). This DLL is specific for a
certain type of contro11er.
However, it can be easi1y
customized, a11owing the
TEDTEST system recognize
other contro11ers, sufficing to
modify the source code of the
SFL functions.
This DLL can a1so be used by
programmers wishing to create
their own graphics interface in
systems targeted to test PCBs or
integrated circuits, sufficing
inc1uding them in their ~ ThQ vaUQ shown adjiM:8lt 10 -=tI aal! tr~sition in this 1i!lUI'I!
app1ications. Intema11y, the Scan ""~ thQ si!lna p~ ..Tt.5 ..thQ nsin!l I5I!lQ of TCI<.
Function Library imp1ements the state Figure 4 -State Diagram of IEEE 1149 1
machine specified by the IEEE 1149.1 TestAccessPort .
standard, which is shown be1ow.
The SFL imp1ements alI the mandatory var IRDataln); export;
functions of the Boundary Scan standard. The This procedure shifts IRScanLength
scope and a brief exp1anation (in De1phi bytes into the instruction registers of the
format) of some of the avai1ab1e functions is T AP .Data to be shifted are 1ocated in
given be1ow. IRDataOut. Simu1taneous1y, data
shifted out from the PCB are read by the
Procedure SetParallelPort(NPort : Ports); system in IRDataIn.
export; procedure MultiScanIR(Tap : Word; var
This procedure is used to configurate the IRDataOut; IRScanLength : Word;
para11e1 port to be used by the system. IRNbrlnstr: Word); export;
The type ports has two va1ues: LPT1 This procedure executes the function
and LPT2. ScanIR described previous1y by
procedureSetTimer(T: Word); export; IRNbrInstr times.
This procedure is used to configurate the procedure ScanToPauseIR(Tap : Word; var
time between the system generated IRDataOut; IRScanLength : Word;
c1ocks. The va1ue is in mi11iseconds. In a var IRDataln); export;
more sophisticated This procedure puts the state machine in
procedure TRSTReset(Tap : Word); export; the PauseIR state, independent1y of the
This procedure resets the specified Tap, present state.
activating the TRST signa1. procedure ScanDR(Tap : Word; var
procedure ScanIR(Tap : Word,. var DRDataOut; DRScanLength : Word,.
IRDataOut; IRScanLength : Word; var DRDataln); export;~
This procedure shifts DRScanLength results ( .ERR). Up to now, only a BTSL
bytes into the instruction registers of the compiler has been developed.
T AP .Data to be shifted are located in
DRDataOut. Simultaneously, data At the programming leveI, the most practical
shifted out from the PCB are read by the method to create the required compilers was
system in DRDataIn. by using the well known Yacc and Lex tools.
Versions of these tools that generated
procedure ScanToPauseDR(Tap : Word; var Borland's Pascal code were employed. This
DRDataOut; DRScanLength : Word; made the portability to Delphi easier. Lex is
var DRDataIn); export; employed to create alI the required Tokens
This procedure puts the state machine in and interpretate the regular expressions of a
the state PauseDR, independently of the certain language. It generates a code
present state. composed by tokens and expressions that will
procedure ScanSetStopState(StableState : be used by Yacc. Yacc is used to generate the
States); export; rules that govem a certain language. These
This procedure defines a new stop state rules are constructed based on the tokens and
for alI Scan commands (ScanDR, on the regular expressions defined in Lex.
MultiScanDR, etc ).
7. Remote Tests Supported by a Client-
These procedures, and some additional ones Server Philosophy
not listed here, comprise the Scan Function
Library (SFL) and are packed into a DLL. The capability to support remote tests is
They provide the basic software interface highly desirable because it opens many new
between the TEDTEST system and the teste possibilities for field test engineers, remote
support hardware. training, etc. Additionally, client-server
technology and the TCP/IP protocol have
provided the necessary support to apply
6 -Building HDL and Test Language remote tests on boards or integrated circuits.
Compilers with Yacc and Lex
To support remote tests, a c1ient and a server
A Clrcult can be descnbed usmg dlfferent versions of the system were developed. Server
levels of detail and in different forms. The and client machines must have the TCP/IP
descri~tion can co~centrate on the logic protocol configured properly, otherwise client
operatlons among slgnals and also on the and server stations will not communicate with
interconnection of integrated circuits. each other .
Additionally, there are languages for
specifying the application of tests, such as There are some commands that can be issued
B~DL, BTSL, etc. Due to the. difficulty to remotely via menu options. One of these
qulckly develop several compIlers to cope commands is the "Listening" command.
with the variety of languages that are Some other commands are: "List Clients",
necessary, the use oftools that could automate "Reply to alI Users", "Reset TAPS", "Capure
this task was mandatory. To be able to Test", etc. To perform a "Capture Test", the
quickly build Hardware Descripti~n L~guage user has to enable the outputs for the TCP/IP
(HDL) or Test Language COmpl.Iers, lt .~as protocol via an "Intemet/Enable" command
necessary to make use of compIler wntmg option. To run a remote test there is a
tools such as Yacc and Lex. "Run/Test"command option. Wishing to
..repeat the previous test, one must first click
The TEDTEST system Wlll have compIlers the "enable" button, which creates a TCP/IP
for several test languages, such as BNET for link, and afterwards click the "Run" button.
Netlist, EBST for Datasheets, BTSL to
describe the Boundary Scan infrastructure
(.GEN), the test pattems (.APL) and the test
8. Conclusions Street, New York, NY 1007-2394, USA, Order
Number SH13144.
As pointed out in this paper, some CAE tools for
boundary scan testing have been deve1oped and [04] K.Parker, "The impact ofboundary scan on
reported in the literature. We propose a CAE board test", IEEE Design and Test ofComputers,
framework that supports the IEEE 1149.1 and the pp. 18-31, August 1989.
LSSD methodologies, using almost the same
hardware platform that is needed for boundary [05] Haberl, O.F. and Kropf, T., "Sef Testable
scan. Boards with Standard IEEE 1149.5 Module
Test and Maintenance (MTM) Bus Interface",
The paper focused on the main characteristics and IEEE Proc. ofthe European Test Conference, pp.
structure of an object-oriented CAE framework 220-225, 1994.
for boundary scan and LSSD test automation,
including interfaces to circuit description, chip [06] Eichelberger, E., and Wi1liams, T., "A Logic
interconnection, test vector analysis and test Design Structure for LSI Testability," Journal
vector generation. Additiona1ly, the system of Design Automation and Fault Tolerant
incorporates support for remote test, using a Computing, Vol. 2:2, , pp. 167-178, May,1978.
client/server operation philosophy which wi1l be
described in future papers. The proposed test [07] T .W .Wi1liams (Ed) "VLSI Testing"
environment represents a powerful CAE test (Advances in CAD for VLSI, Vol. 5), North
automation system, including features like project Ho1land, 1986.
management, remote test submission, menu-based
command entry, user-defined configuration of [08] H. Fujiwara, "Logic Testing and Design for
boards and a comprehensive set of manipulation Testability", MIT Press, 1985.
commands. The system wi1l be distributed free of
charge to a1l universities wishing to develop plug- [09] STL Language -Cadence Design Systems,
in tools for the system, such as A TPG tools and Inc.
memory TPG tools.
[10] HILO Language -Genrad Company.
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